Search

John Leete Phones & Addresses

  • Mesquite, NV
  • Westminster, CA
  • Anaheim, CA
  • Rocklin, CA
  • Valley Center, CA
  • Pauma Valley, CA
  • 880 Tucson St, Mesquite, NV 89027

Resumes

Resumes

John Leete Photo 1

John Leete

View page
Location:
Orange County, California Area
Industry:
Semiconductors
John Leete Photo 2

John Leete

View page
Location:
United States

Publications

Us Patents

Lna Gain Adjustment For Intermodulation Interference Reduction

View page
US Patent:
6961552, Nov 1, 2005
Filed:
May 3, 2002
Appl. No.:
10/138752
Inventors:
Hooman Darabi - Long Beach CA,
John Leete - Los Angeles CA,
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
H04B001/06
US Classification:
4552411, 4552501, 375345
Abstract:
The radio receiver includes a low noise amplifier that amplifies a received signal to one of three different gain settings. One gain setting is maximum amplification, a second gain setting is 6 dB below maximum amplification and a third gain setting is 32 dB below maximum amplification. In the case of the third setting, the low noise amplifier actually attenuates the received signal by 6 dB. The radio receiver includes a pair of received signal strength indicators that provide received signal strength indications to logic circuitry. Responsive to the received signal strength indications, the logic circuitry generates control commands to the low noise amplifier to prompt it to amplify at one of the three specified levels. Generally, if the received signal has a gain level that exceeds a specified threshold, the low noise amplifier actually attenuates the received signal; otherwise, the level of amplification that is actually provided is a function of the presence of intermodulation interference.

Method And System For A Synthesizer/local Oscillator Generator (Logen) Architecture For A Quad-Band Gsm/gprs Radio

View page
US Patent:
7899423, Mar 1, 2011
Filed:
Mar 17, 2009
Appl. No.:
12/405949
Inventors:
Hooman Darabi - Irvine CA,
John Leete - Huntington Beach CA,
International Classification:
H04B 1/40
US Classification:
455258, 455255, 4551681
Abstract:
A method for processing signals is disclosed and may include performing using one or more circuits in a multiband radio, functions including receiving an input signal from an oscillator that generates signals for each of a plurality of bands handled by the multiband radio. The received input signal may be divided. A feedback loop reference signal may be generated from the input signal. A coarse calibration signal and/or a fine calibration signal may be generated from the generated feedback loop reference signal. The oscillator may be calibrated utilizing the coarse calibration signal and/or the fine calibration signal. The input signal generated by the oscillator may be between about 3. 4 GHz and 4 GHz. The receive input signal may be buffered. The generated feedback loop reference signal may also be buffered.

Gain Control Using A Dynamically Configurable Transformer

View page
US Patent:
2013030, Nov 14, 2013
Filed:
Jul 15, 2013
Appl. No.:
13/942589
Inventors:
John LEETE - Huntington Beach CA,
Hooman DARABI - Irvine CA,
International Classification:
H04B 1/62
US Classification:
4551272
Abstract:
An apparatus includes a dynamically configurable transformer configured to provide a gain to a target signal. The gain is dynamically configurable. The dynamically configurable transformer includes at least one parallel resistive element configured to be dynamically activated in parallel with a load.

Systems And Methods For Reducing Frequency Pulling In An Oscillator Circuit

View page
US Patent:
2013012, May 23, 2013
Filed:
Jan 14, 2013
Appl. No.:
13/740939
Inventors:
John LEETE - Huntington Beach CA,
Walid AHMED - Tinton Falls NJ,
Wei LUO - Marlboro NJ,
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
H03B 5/02
US Classification:
331 36 C
Abstract:
Methods and systems are provided to calibrate an oscillator circuit to reduce frequency pulling as a result of a change in power to a portion of the oscillator circuit. In an embodiment, an oscillator is coupled to a clock buffer circuit and a tuning capacitor configured to tune a frequency of the oscillator to a baseline frequency required for cellular communications. A change in power to the clock buffer circuit initiates a change in an amount of capacitance seen by the oscillator, which negatively impacts the tuning of the oscillator. A register stores a frequency offset caused by the change in power, and the tuning capacitor is adjusted, using the frequency offset, in response to the change in power, such that the total amount of capacitance seen by the oscillator is not changed when the change in power occurs.

Electrostatic Protection Circuit With Impedance Matching For Radio Frequency Integrated Circuits

View page
US Patent:
2003023, Dec 18, 2003
Filed:
Jun 17, 2002
Appl. No.:
10/172913
Inventors:
John Leete - Los Angeles CA,
International Classification:
H02H009/00
US Classification:
361/056000
Abstract:
An electrostatic-discharge/impedance-matching circuit for use in radio frequency (RF) integrated circuits. The electrostatic-discharge/impedance-matching circuit comprises at least one shunt circuit operable to shunt current related to an over-voltage condition and at least one series element operably coupled to the shunt element. The shunt element and series element in combination provide electrostatic discharge protection for the RF signal processing circuit elements on the integrated circuit and also provide a matched input impedance for an incoming RF signal. Various alternate embodiments of the electrostatic-discharge/impedance-matching circuit include first and second shunt elements and a series element operably connected in combination to provide optimal electrostatic discharge protection and impedance matching. The electrostatic-discharge/impedance-matching circuit can be placed at various locations on the integrated circuit to provide optimal performance depending on the particular architecture of the integrated circuit.

Gain Control Using A Dynamically Configurable Transformer

View page
US Patent:
8515368, Aug 20, 2013
Filed:
Nov 29, 2007
Appl. No.:
11/947269
Inventors:
Ahmad Mirzaei - Costa Mesa CA,
John Leete - Huntington Beach CA,
Hooman Darabi - Irvine CA,
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
H04B 1/04
US Classification:
4551272, 4551151, 4552321, 455292
Abstract:
An apparatus comprising: a baseband filter configured to produce a baseband signal utilizing an input signal; a mixer unit configured to produce an intermediate signal utilizing the baseband signal and a local oscillator signal; and a dynamically configurable transformer configured to provide a gain to the intermediate signal, wherein the gain is dynamically configurable.

Transconductance Enhanced Rf Front-End

View page
US Patent:
8358991, Jan 22, 2013
Filed:
Jan 26, 2010
Appl. No.:
12/693981
Inventors:
Xinyu Chen - Irvine CA,
Calvin (Shr-Lung) Chen - Irvine CA,
John Leete - Huntington Beach CA,
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
H04B 1/06
US Classification:
4552321, 4552341, 455341, 330261, 330301
Abstract:
Embodiments of an RF receiver front-end are presented herein. In an embodiment, the RF receiver front-end comprises a transconductance LNA, a passive mixer, and a g-enhanced common-gate buffer. The transconductance LNA is configured to convert an RF voltage signal to an RF current signal and provide the RF current signal at an output. The passive mixer is coupled to the output of the transconductance LNA and is configured to mix the RF current signal with a local oscillator signal to produce a frequency translated current signal. The g-enhanced common-gate buffer is configured to receive the frequency translated current signal at an input and convert the frequency translated current signal to a frequency translated voltage signal. In an embodiment, the input of the gm-enhanced common-gate buffer is configured to provide a low input impedance to limit a voltage swing of the frequency translated current signal.

Systems And Methods For Reducing Frequency Pulling In An Oscillator Circuit

View page
US Patent:
8354890, Jan 15, 2013
Filed:
Oct 28, 2010
Appl. No.:
12/914235
Inventors:
Yuyu Chang - Irvine CA,
John Leete - Huntington Beach CA,
Walid Ahmed - Tinton Falls NJ,
Wei Luo - Marlboro NJ,
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
H03B 1/00
H03B 5/32
US Classification:
331 74, 331158, 331177 V
Abstract:
Methods and systems are provided to calibrate an oscillator circuit to reduce frequency pulling as a result of a change in power to a portion of the oscillator circuit. In an embodiment, an oscillator is coupled to a clock buffer circuit and a tuning capacitor configured to tune a frequency of the oscillator to a baseline frequency required for cellular communications. A change in power to the clock buffer circuit initiates a change in an amount of capacitance seen by the oscillator, which negatively impacts the tuning of the oscillator. A register stores a frequency offset caused by the change in power, and the tuning capacitor is adjusted, using the frequency offset, in response to the change in power, such that the total amount of capacitance seen by the oscillator is not changed when the change in power occurs.
John W Leete from Mesquite, NV, age ~76 Get Report